Reliability is one of the most important challenges for the MMC, where it is desired that MMC can continue operating without any interruption, even though some of the submodules (SMs) malfunction [11] , [12] . The MMC consists of a large number of power electronic devices such as insulated gate bipolar transistor (IGBT), diode, etc., and each device could be a potential failure point [13] , [14] . These power electronic device faults may distort the voltage and current, even destroy the MMC and disrupt its operation [14] [15] [16] [17] [18] . Therefore, an effective protection scheme is essential for the MMC after the fault occurrences.
To date, a number of studies have been reported for improving reliability of power converters under power electronic device faults such as short-circuit fault and open-circuit fault. The hardware-based methods with the additional sensors are mainly used for short-circuit protection of the switch [19] , [20] , where the switch is shut down within a short period of time to protect the power converter in case of any short-circuit detection. The software-based methods such as signal processing-based approaches and model-based approaches are widely used for power electronics devices open-circuit fault based on the converter fault characteristics such as distorted voltage and current [19] [20] [21] [22] [23] . As to the MMC, a sliding-mode observer is presented and investigated to detect the faulty SMs in the MMC under switch open-circuit faults [15] . A Kalman filter is used to detect the faulty phase and a method relying on the SM capacitor voltage is presented to locate the faulty SMs within the faulty phase due to switch open-circuit fault in the MMC [16] . A fault detection method that detects the fault by means of state observers without using any additional sensors is proposed in [12] . A resilient framework is presented for fast SM fault diagnosis and effective restoration in MMCs [17] . A clustering-algorithmbased method and a calculated capacitance-based method are presented for the faulty SMs with open-switch failures in the MMC [18] . The supervisory sensor is presented for the fault detection of the semiconductor switching devices [23] . The aforementioned studies are mainly focused on the switch faults in the MMC.
The diode open-circuit fault may occur owing to various reasons, e.g., overcurrent, high temperature fatigue, and mismatch of coefficients of thermal expansion between silicon and aluminum [24] [25] [26] would result in bond wire lift-off failure and cause diode open-circuit fault, which is one of the important fault issues for MMCs [14] and may seriously affect the performance of the MMC. In this paper, the fault characteristics of the MMC under diode open-circuit fault are analyzed and an effective protection scheme is proposed. The proposed scheme not only can avoid the possible caused high voltage due to the open-circuit diode but also can quickly detect the faulty SMs, which avoids the destruction and protects the MMC. The effectiveness of the proposed protection scheme is verified based on the experimental test in the laboratory. This paper is organized as follows. Section II presents the basics of the MMC. Sections III and IV analyze the fault characteristics and proposed the protection scheme for the MMC under diode open-circuit faults, respectively. The system experimental tests are presented in Section V to show the effectiveness of the proposed protection scheme. Finally, the conclusions are presented in Section VI. Fig. 1(a) shows a three-phase MMC, which is composed of six arms. Each arm consists of n identical SMs and an arm inductor L s . The upper arm and the lower arm in the same phase comprise a phase unit. Fig. 1(b) shows an SM, which contains a half bridge, a capacitor C sm , and a bypass switch S w . Each half bridge is composed of a top IGBT/diode (T t /d t ) and a bottom 
II. DESCRIPTION OF MMCS
- [30]. S w is used to bypass the SM in case of a failure [31] . In normal operation, each SM shown in Fig. 1(b) is controlled with a switching function S, which is defined as
where g t and g b are gate signals for T t and T b , respectively. The gate-source voltage of T t (T b ) is below the threshold voltage when g t = 0 (g b = 0) and above the threshold voltage when g t = 1 (g b = 1) [32] . Normally, each SM is operated with four modes, depending on the arm current direction and S, as shown in Table I . Suppose that the arm current i uj and i lj (j = a, b, and c) flow direction in Fig. 1 is defined as the positive direction, the SM works in mode 1 when i uj (i lj ) is positive and S = 1, where the output voltage u sm equals u c and the capacitor C sm is charged and u c is increased. The SM works in mode 3 when i uj (i lj ) is negative and S = 1, where u sm equals u c and C sm is discharged and u c is decreased. In modes 2 and 4 with S = 0, u sm equals 0 and C sm is bypassed and u c is unchanged, irrespective of the arm current flow direction [33] . In Fig. 1 , the arm currents i uj and i lj can be described as
where i j is the ac current of phase j. i diff j is the inner difference current of phase j, which contains the dc component i dc /3 and the circulating current i 2f j in phase j, as (3) [27] 
According to [34] , the voltage relationship in the MMC is
with
where V dc is the dc-bus voltage. u sm uj i and u sm lj i are the ith SM output voltage in the upper and lower arms of phase j, respectively, as shown in Fig. 1 . u ulj and u llj are the upper and lower arm inductor voltage of phase j, respectively. According to (4) , in mode 1, the voltage in phase A can be described as (6) at the initial time t 01 when S is changed to 1
u sm la i (t 01 ) + u ula (t 01 ) + u lla (t 01 ). Suppose that i ua can be blocked by switching off T b in the kth SM when S is changed to 1 into mode 1, and normally the turn-off time Δt of the IGBT is around 1 µs [32] , a high voltage u ula would be caused on the upper arm inductor of phase A, as
where i ua (t 01 ) is the upper arm current at the time t 01 . According to KVL [35] , the voltage u sm ua k imposed on the kth SM in phase A can be obtained as
Except for the kth SM output voltage u sm ua k , assuming that the other SM output voltages and the lower arm inductor voltage u lla in phase A are not changed during the very short time Δt, substituting (6) and (7) into (8), we have
Normally, the arm inductance L s is selected around the order of mH [4] [5] [6] [7] [8] , [27] [28] [29] [30] . According to (9) and neglecting u sm ua k (t 01 ) and u ula (t 01 ), a high voltage u sm ua k would be caused under various L s and i ua (t 01 ), as shown in Fig. 3 . It can be observed that u sm ua k may reach a very high voltage if the arm current can be blocked by the IGBT under faults. Actually, the voltage u sm ua k could not reach a very high value under faults because the faulty SM is already destroyed before u sm ua k increases to such a high value. Consequently, in mode 1, the high voltage u t and u b , shown in Fig. 2(a) , may be quickly caused in faulty SMs with the relationship of
where u b > |u t | and u t < 0, as listed in Table III . From (9) and (10), it can be seen that a high reverse voltage −u t and a high voltage u b would be quickly caused in the faulty SM in mode 1 and may destroy the MMC. In mode 4, the voltage in phase A can be described as (11) at the initial time t 02 when S is changed to 0
B. Type II Fault Situation
u sm la i (t 02 ) + u ula (t 02 ) + u lla (t 02 ).
Suppose that i ua can be blocked by switching off T t in the kth SM when S is changed to 0 into mode 4, a high voltage u ula would be caused on the upper arm inductor of phase A after the IGBT turn-off time Δt, as
where i ua (t 02 ) is the upper arm current at the time t 02 . According to KVL [35] , the voltage u sm ua k imposed on the kth SM is
Except for the kth SM output voltage u sm ua k , assuming that the other SM output voltages and the lower arm inductor voltage u lla in phase A are not changed during the very short time Δt, substituting (11) and (12) into (13), we have
According to (14) and neglecting u sm ua k (t 02 ) and u ula (t 02 ), Fig. 4 shows the caused high voltage u sm ua k under various L s and i ua (t 02 ). It can be observed that u sm ua k may reach a very high reverse voltage if the arm current can be blocked by the IGBT under faults. Actually, the voltage u sm ua k could not reach a very high value under faults because the faulty SM is already destroyed before u sm ua k increases to such a high value. Consequently, in mode 4, the high voltage u t and u b may be caused in the faulty SM with the voltage relationship shown in (10) , where u t > |u b | and u b < 0, as listed in Table III . From (10) and (14), it can be seen that a high voltage u t and a high reverse voltage −u b would be caused in the faulty SM in mode 4 and may destroy the MMC.
IV. PROPOSED PROTECTION SCHEME FOR MMCS UNDER DIODE OPEN-CIRCUIT FAULTS
In order to protect the MMC under diode open-circuit faults, two identical varistors (V R t and V R b ) are used to be equipped in parallel with T t and T b in each SM, respectively, as shown in Fig. 5 . At low voltage the varistor has a very high resistance; at high voltage the varistor has a very low resistance [36] . The threshold voltage of the varistor is decided based on the parameters of the devices (e.g., switches, diodes, and capacitors) and the required tolerance level, which can be selected based on the rated capacitor voltage in the SM with a proper margin. If the SM works at normal situation, where the voltage u t or u b shown in Fig. 5 is not over the threshold voltage of the varistor, the varistor will be highly resistant. If u t or u b is above the threshold value of the varistor under faults, the varistor would be highly conductive to limit the voltage and protect the MMC. Fig. 5(a) shows the Type I fault situation, where the Type I fault mainly affects the mode 1. A protection scheme, as shown in Fig. 6(a) , is proposed for the Type I fault as follows. Combining (15) and Table III , the fault can be detected when u t is less than 0, where u t is monitored [37] and compared with the reference value 0.
A. Protection Scheme for Type I Fault Situation
2)
Step 2 shown in Fig. 7(b) : After the fault is detected, T t and T b start to be switched off and on, respectively. When T b is switched on, i ua flows through T b and the SM voltage is
Here, the V R b will stop working because u b = 0 is less than its threshold voltage.
The varistor's capacity is determined by its action time and conduction current, as listed in Table IV . As shown in Fig. 7 , V R b only works during the fault detection time of Step 1 and T b switching on time of Step 2, which is normally very short and around the order of µs. The maximum conduction current be switched off. In the proposed protection scheme, if the varistor is neglected, u t may be increased to a very high value in less than 1 µs in Step 1. However, T b is not fast enough to be switched on in such a short time to limit u t in Step 2. Therefore, the varistor is used here, which can limit the voltage with the fast response time around the order of ns [36] in Step 1. In addition, the varistor is very cheap, as shown in the Appendix. Combining (17) and Table III , the fault can be detected when u b is less than 0.
B. Protection Scheme for Type II Fault Situation
Step 2 shown in Fig. 8(b) : After the faulty SM is detected, T t and T b start to be switched on and off, respectively. When T t is switched on, i ua flows through C sm and T t and the SM voltage is
Here, V R t will stop working because u t = 0 is less than its threshold voltage. As shown in Fig. 8 , V R t only works during the fault detection time of Step 1 and T t switching on time of
Step 2, as shown in Table IV , which is very short around the order of µs. The selection of the varistor V R t can refer to that of V R b , which is not repeated here.
3)
Step 3 shown in Fig. 8 (c): After T t is switched on, the bypass switch S w cannot be closed immediately. Otherwise, it would result in short circuit, where C sm discharges through T t and S w . Therefore, T t would be switched off until i ua becomes positive. In this situation, i ua will flow through d t and C sm . 4) Step 4 shown in Fig. 8(d) : After T t is switched off, S w starts to be closed to bypass the faulty SM.
V. EXPERIMENTAL STUDIES
A three-phase MMC prototype with four SMs per arm, as shown in Fig. 1 , connected with three-phase RL load is built in the laboratory to confirm the proposed scheme. Fig. 9 shows the photo of the experimental setup. A dc power supply (SM 600-10) is used to support the dc-link voltage. Except for Cell21, the IXFK48N60P with intrinsic diode is used as the switch/diode Fig. 10(a) shows the performance of the MMC without the proposed protection scheme, where the Type I fault occurred in Cell21. Fig. 10(a) shows the lower arm current i la , capacitor voltage u cal 1 , top IGBT voltage u t1 , and bottom IGBT voltage u b1 in Cell21. Owing to the Type I fault, a high reverse voltage u t1 is caused when i la ≥ 0, whose maximum value is about 10.5 times higher than the nominal capacitor voltage u cal 1 ; a high voltage u b1 is also caused when i la ≥ 0, whose maximum value is about 11.5 times higher than the nominal capacitor voltage u cal 1 . The caused high voltage would be harmful to the MMC. Fig. 10(b) shows the dotted line area in Fig. 10(a) . Owing to the Type I fault, a high reverse voltage u t1 is caused and imposed on the top IGBT, which is the same to the theoretical analysis. Once the caused reverse voltage u t1 is high enough and beyond the reverse blocking capability of the IGBT, it will result in reverse conduction of the top IGBT [32] . Consequently, the arm current i la is not interrupted under faults.
2) Type II Fault in Cell21: Fig. 11(a) shows the performance of the MMC without the proposed protection scheme, where the Type II fault occurred in Cell21. Fig. 11(a) shows the arm current i la , the capacitor voltage u cal 1 , the top IGBT voltage u t1 , and the bottom IGBT voltage u b1 in Cell21. Owing to the Type II fault, a high reverse voltage u b1 is caused when i la < 0, whose maximum value is about 6.9 times higher than the nominal capacitor voltage u cal 1 ; a high voltage u t1 is also caused when i la ≥ 0, whose maximum value is about 7.9 times higher than the nominal capacitor voltage u cal 1 . The caused high voltage is harmful to the MMC. Fig. 11(b) shows the dotted line area in Fig. 11(a) . Owing to the Type II fault, a high reverse voltage u b1 is caused and imposed on the bottom IGBT. Once the caused reverse voltage u b1 is high enough and beyond the reverse blocking capability of the IGBT, it will result in reverse conduction of the bottom IGBT [32] . Consequently, the arm current i la is not interrupted under faults. Fig. 12 shows the performance of the MMC with the proposed protection scheme shown in Fig. 6(a) , where the Type I fault occurred in Cell21. However, the protective varistors are not used in Fig. 12 . Fig. 12(a) shows the lower arm current i la , capacitor voltage u cal 1 , top IGBT voltage u t1 , and bottom IGBT voltage u b1 in Cell21. Fig. 12(b) shows the dotted line area in Fig. 12(a) . Although the bottom IGBT T b starts to be switched on once the fault is detected, T b is not fast enough to avoid the high voltage, which is the same to the theoretical analysis. Consequently, a high reverse voltage u t1 is caused when i la ≥ 0, whose maximum value is about 10.5 times higher than the nominal capacitor voltage u cal 1 ; a high voltage u b1 is also caused when i la ≥ 0, whose maximum value is about 11.5 times higher than the nominal capacitor voltage u cal 1 . The caused high voltage is harmful to the MMC.
B. Without Varistors 1) Type I Fault in Cell21:
2) Type II Fault in Cell21: Fig. 13 shows the performance of the MMC with the proposed protection scheme shown in Fig. 6(b) , where the Type II fault occurred in Cell21. However, the protective varistors are not used in Fig. 13 . Fig. 13(a) shows the lower arm current i la , capacitor voltage u cal 1 , top IGBT voltage u t1 , and bottom IGBT voltage u b1 in Cell21. Fig. 13(b) shows the dotted line area in Fig. 13(a) . Although the top IGBT T t starts to be switched on once the fault is detected, T t is not fast enough to avoid the high voltage, which is the same to the theoretical analysis. Consequently, a high reverse voltage u b1 is caused when i la < 0, whose maximum value is about 7.7 times higher than the nominal capacitor voltage u cal 1 ; a high voltage u t1 is also caused when i la < 0, whose maximum value is about 8.7 times higher than the nominal capacitor voltage u cal 1 . The caused high voltage is harmful to the MMC. Fig. 14 shows the performance of the MMC with the proposed protection scheme, where the Type I fault occurred in Cell21. Fig. 14(a) shows the arm current i la , capacitor voltage u cal 1 , top IGBT voltage u t1 and bottom IGBT voltage u b1 in Cell21. Fig. 14(b) shows the dotted line area in Fig. 14(a) . The fault can be detected when the top IGBT voltage u t1 drops below zero. With the help of the varistor, u b1 is effectively limited and only increased a little by 20%. After the fault is detected, the top IGBT T t and bottom IGBT T b starts to be switched off and on, respectively. And then, the bypass switch is switched on to bypass the faulty SM. Consequently, u t1 is the capacitor voltage u cal 1 and u b1 is 0 after faults. Fig. 15 shows the Cell21 performance with the proposed scheme including the top IGBT voltage u t1 , bottom IGBT voltage u b1 , top varistor V R t current i v t1 , and bottom varistor V R b current i v b1 . After the Type I fault occurrence, the bottom IGBT voltage u b1 is effectively limited by the bottom varistor, when u b1 is over the threshold value of the varistor. The varistor only works with a very short time about 39 µs. Fig. 16 shows the Cell21 performance with the proposed scheme including the top IGBT drive signal g t1 , bottom IGBT drive signal g b1 , bottom varistor V R b current i v b1 , and the action of the bypass switch S w . After the Type I fault occurrence, V R b works in a short time to limit the voltage; g t1 and g b1 start to turn off and on the top and bottom IGBTs, respectively. Afterwards, the bypass switch S w starts to bypass the faulty SM and the bottom IGBT is blocked with g b1 off.
C. With Proposed Protection Scheme 1) Type I Fault in Cell21:
2) Type II Fault in Cell21: Fig. 17 shows the performance of the MMC with the proposed protection scheme, where the Type II fault occurred in Cell21. Fig. 17(a) shows the arm current i la , capacitor voltage u cal 1 , top IGBT voltage u t1 and bottom IGBT voltage u b1 in Cell21. Fig. 17(b) shows the dotted line area in Fig. 17(a) . The fault can be detected when the bottom IGBT voltage u b1 drops below zero. The u t1 is effectively limited by the varistor and only increased a little by 20%. After the fault is detected, the top IGBT T t and bottom IGBT T b starts to be switched on and off, respectively, which results in that u t1 is 0 and u b1 is the capacitor voltage u cal 1 . Afterward, the top IGBT T t starts to be opened when i la becomes positive; the bypass switch is switched on to bypass the faulty SM, which results in that u t1 equals the capacitor voltage u cal 1 and u b1 equals 0. Fig. 18 shows the Cell21 performance with the proposed scheme including the top IGBT voltage u t1 , bottom IGBT voltage u b1 , top varistor current i v t1 , and bottom varistor current i v b1 . After the Type II fault occurrence, the top IGBT voltage u t1 is effectively limited by the varistor, when u t1 is over the threshold value of the varistor. The varistor only works with a very short time about 37 µs. Fig. 19 shows the Cell21 performance with the proposed scheme including the top IGBT drive signal g t1 , bottom IGBT drive signal g b1 , arm current i la , and the action of the bypass switch S w . After the Type II fault occurrence, g t1 and g b1 start to turn on and off the top and bottom IGBT, respectively. Afterwards, g t1 start to turn off the top IGBT when i la becomes positive. And then, S w is switched on to bypass the faulty SM. 
APPENDIX
The MMC system [38] , as shown in Table VI , is considered as an example for the selection of the protective varistor. The varistor VDRS14T510 [39] can be selected for the MMC system, whose threshold voltage is 820 V, which is 1.24 times of the peak value of capacitor voltage in the SM. The maximum conduction current of the varistor is the peak value of the arm current, as 192 A. According to the pulse rating curve of the varistor VDRS14T510, as shown in Fig. 20 , the VDRS14T510 is able to withstand the conduction current 192 A for more than 400 µs, which fully meets the capacity's requirement of the varistor, because the varistor only works for a very short time and around the order of tens of µs, as shown in Figs. 15 and 18 in Section V. As to the MMC system, the Infineon IGBT FF300R12KT4 can be used, whose price is 113.49 € [40] , while the price of the varistor VDRS14T510 is 0.971 € and less than 0.9% of the IGBT [41] . The cost increase because of the varistor is therefore negligible in this application, while the varistor can effectively avoid the destruction and protect the MMC under the diode open-circuit fault.
